
SOLID CIRCUIT® SEMICONDUCTOR NETWORKS†



HIGH-SPEED SATURATED DIGITAL CIRCUITS FOR GENERAL-PURPOSE SYSTEM APPLICATIONS

description

Series 54 integrated circuits have been designed and characterized for high-speed, general-purpose digital applications where high d-c noise margin and low power dissipation are important system considerations. Definitive specifications are provided for operating characteristics over the full military temperature range of -55°C to 125°C. This logic series includes the basic gating and flipflop elements needed to perform practically all functions required of general-purpose digital systems.



TYPE SN5400 PRIOR TO CAPPING

features

LOW SYSTEM COST

• maximum number of circuits per package through use of 14-lead package

OPTIMUM CIRCUIT PERFORMANCE

- high speed typical propagation delay time 13 nsec
- high d-c noise margin typically one volt
- low output impedance provides low a-c noise susceptibility
- waveform integrity over full range of loading and temperature conditions
- low power dissipation 10 mw per gate at 50% duty cycle
- full fan-out of 10

| CONTENTS | Page |
|--|-------|
| CIRCUIT OPERATION AND DESIGN CHARACTERISTICS | |
| LOGIC DEFINITION AND SYMBOLS | |
| DEFINITIVE SPECIFICATIONS | 4-13 |
| D-C TEST CIRCUITS | 14-18 |
| SWITCHING TIME VOLTAGE WAVEFORMS | 19-22 |
| TYPICAL CHARACTERISTICS | |
| MECHANICAL AND PACKAGING DATA | |

†Patented by Texas Instruments Incorporated.




design characteristics

Series 54 digital integrated circuits effect an optimization between saturated logic circuitry and monolithic semiconductor technology yielding high performance at lowest cost. In discrete component circuitry maximum use is made of lower cost components (diodes and resistors) instead of the higher priced transistors. However, in monolithic circuitry it costs no more to build transistors than diodes or resistors. Therefore, in Series 54, transistors are used to buffer the fluctuations in currents that occur as resistor values change. Also, the Series 54 multiple emitter transistor can easily be built in a monolithic bar to eliminate the need for conventional input


circuit operation


The transistor-transistor logic (TTL) used in Series 54 is analogous to diode-transistor logic (DTL) in certain respects. As shown in figure A, a low voltage at inputs A or B will allow current to flow through the diode associated with the low input, and no drive current will pass through diode D3. If inputs A and B are raised to a high voltage, drive current will then pass through diode D3.



In Series 54 TTL circuitry, the multiple-emitter transistor performs the same function as the diodes in DTL (see figure B). However, the transistor action of the multiple-emitter transistor causes transistor Q₁ to turn-off more rapidly, thus providing an inherent switching-time advantage over the DTL circuit.

Although one-volt d-c noise margins are typical for Series 54 circuits, an absolute guarantee of 400 millivolts is assured for every unit. This is accomplished by testing each output and input as shown in figures C and D.






Each output is tested over the full temperature range to ensure that the logical 1 output voltage will not fall below 2.4 volts. This is done with full fan-out, lowest V_{CC}, and 0.8 volts on the input - 400 mv more than the logical 0 maximum.

Each output is tested over the full temperature range to ensure that the logical O output voltage will not exceed 0.4 volts. This is done with full fan-out, lowest $V_{\rm CC}$, and 2 volts on the input — 400 mv less than the logical 1 minimum.

In actual system operation, the majority of circuits do not experience worst-case conditions of fan-out, supply voltage, temperature, and input voltage simultaneously. In addition, the threshold voltage of the Series 54 circuits is about 1.5 volts. These characteristics allow a larger voltage change on an input without false triggering. This typical noise margin is shown in figure E.



Another important feature of the design is the output configuration which both supplies current (in the logical 1 state) and sinks current (in the logical O state) from a low impedance. Typically, logical 0 output impedance is 12 Ω and logical 1 output impedance is 100 Ω . This low output impedance in either state rejects capacitively coupled a-c pulses and ensures small R-C time constants which preserve waveshape integrity.

SERIES 54 SOLID CIRCUIT® SEMICONDUCTOR NETWORKS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply Voltage, V _{CC} (See Note | 1) . | | | | | ٠ | | | | | | | | | | | . 8 | ٧ |
|---|--------|--|--|--|--|---|--|--|--|--|--|--|-----|----|----|---|------|---|
| Input Voltage, V _{in} (See Notes 1 | and 2) | | | | | | | | | | | | | | | | 5.5 | ٧ |
| Operating Free-Air Temperature | Range | | | | | | | | | | | | -55 | °C | to | + | 125° | С |
| Storage Temperature Range | | | | | | | | | | | | | -65 | °C | to | + | 150° | С |

NOTES: 1. Voltage values are with respect to network ground terminal.

2. Input signals must be zero or positive with respect to network ground terminal.

logic definition

Series 54 logic is defined in terms of standard POSITIVE LOGIC using the following definitions:

LOW VOLTAGE = LOGICAL 0 HIGH VOLTAGE = LOGICAL 1

input-current requirements

Input-current requirements reflect worst-case conditions for $T_A=-55^{\circ}C$ to $125^{\circ}C$ and $V_{CC}=4.5$ to 5.5 v. Each input of the multiple-emitter input transistor requires that no more than 1.6 ma flow out of the input at a logical 0 voltage level; therefore, one load (N=1) is 1.6 ma maximum. The flip-flop preset and clear inputs supply two multiple-emitter transistors; thus, each preset or clear input is the equivalent of N=2 loads. Each input requires current into the input at a logical 1 voltage level. This current is 40 μ a maximum for all inputs except for the preset and clear which are $80\,\mu$ a maximum.


fan-out capability

Fan-out reflects the ability of an output to sink current from a number of loads (N) at a logical 0 voltage level and to supply current at a logical 1 voltage level. Each output is capable of sinking current or supplying current to 10 loads (N = 10). The "power" gate is capable of sinking current or supplying current to 30 loads (N = 30).

unused inputs


All unused inputs except J \star and K \star should be connected to V_{CC}. Unused J \star or K \star input should be connected to ground.


standard line summary



TYPE SN5400 QUADRUPLE 2-INPUT POSITIVE NAND GATE

schematic (each gate)





recommended operating conditions

| Supply Voltage, V _{CC} | | | | | ٠ | | | | | | | | | 4.5 | · v | to | 5.5 | ٧ |
|---------------------------------|-----------|----|--|--|---|--|--|--|--|--|--|--|--|-----|-----|----|-----|----|
| Maximum Fan-Out From Eac | h Output, | Ν. | | | | | | | | | | | | | | | | 10 |

electrical characteristics, $T_A = -55$ °C to 125°C

| | PARAMETER | TEST FIGURE | TEST CON | NDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|----------------|---|---------------------------|-----|-----|-----|------|
| V _{in(1)} | Logical 1 input voltage required at all input terminals that will ensure logical 0 level at output | 1 | $V_{CC}=4.5 \text{ v},$ $R=256 \Omega$ | $V_{out(0)} \leq 0.4 v$, | 2 | | | ٧ |
| V _{in(0)} | Logical 0 input voltage required at any input terminal that will ensure logical 1 level at output | 2 | $V_{CC} = 4.5 \text{ v,}$ $R = 6 \text{ k } \Omega$ | $V_{out(1)} \ge 2.4 v$, | | | 0.8 | ٧ |
| V _{out(1)} | Logical 1 output voltage | 2 | $V_{CC}=4.5 \text{ v}, \ I_{load} \geq 400 \ \mu \alpha,$ | | 2.4 | | | ٧ |
| Vout(0) | Logical O output voltage | 1 | $V_{\rm CC}=4.5 \text{ v}, \ I_{\rm sink}\geq 16 \text{ ma},$ | | | | 0.4 | ٧ |
| I _{in} | Input current (each input) | 3 | $V_{CC} = 5.5 \text{ v},$ | $V_{in} = 0.4 \text{ v}$ | | | 1.6 | ma |
| 1 _{in} | Input current (each input) | 4 | $V_{CC} = 5.5 v$ | $V_{in} = 4.5 \text{ v}$ | | | 40 | μα |
| Ios | Short-circuit output current† | 5 | V _{CC} = 5.5 v | | 20 | | 55 | ma |
| 1 _{CC(0)} | Logical O level supply current (each gate) | 6 | $V_{CC} = V_{in} = 5 \text{ v}$ | , | | 3 | | ma |
| I _{CC(1)} | Logical 1 level supply current (each gate) | 6 | $V_{CC} = 5 v$ | $V_{in} = 0$ | | 1 | | ma |


switching characteristics, $V_{CC} = 5 \text{ v}$, $T_A = 25^{\circ}\text{C}$


| PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|---|-------------|--------------------------------------|---------|-----|------|
| t _{d0} Propagation time to logical 0 | 27 | $C_1 = 15 \text{ pf}, \qquad N = 10$ | 8 | 15 | nsec |
| t _{d1} Propagation time to logical 1 | 27 | $C_1 = 15 \text{ pf}, \qquad N = 1$ | 18 | 29 | nsec |

[†]Not more than one output should be shorted at a time.

TYPE SN5410 TRIPLE 3-INPUT POSITIVE NAND GATE

schematic (each gate)





recommended operating conditions

| Supply Voltage, V _{CC} | | | ٠ | | | • | | | | | | 4.5 | , v | to | 5.5 | ٧ |
|---------------------------------------|--|--|---|--|--|---|--|--|--|--|--|-----|-----|----|-----|----|
| Maximum Fan-Out From Each Output, N . | | | | | | | | | | | | | | | | 10 |

electrical characteristics, $T_A = -55$ °C to 125°C

| | PARAMETER | TEST FIGURE | TEST CO | NDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|----------------|--|---------------------------------|-----|-----|-----|------|
| V _{in(1)} | Logical 1 input voltage required at all input terminals that will ensure logical 0 level at output | 1 | $V_{CC}=4.5 \text{ v},$ R = 256 Ω | $V_{out(0)} \leq 0.4 v$, | 2 | | | ٧ |
| V _{in(0)} | Logical 0 input voltage required at any input terminal that will ensure logical 1 level at output | 2 | $V_{CC}=$ 4.5 v, $R=$ 6 k Ω | $V_{out[1]} \ge 2.4 \text{ v},$ | | | 0.8 | ٧ |
| V _{out(1)} | Logical 1 output voltage | 2 | $V_{CC}=4.5 \text{ v}, \ I_{load} \geq 400 \ \mu a,$ | | 2.4 | | | ٧ |
| V _{out(0)} | Logical 0 output voltage | 1 | $V_{\rm CC}=$ 4.5 v, $I_{\rm sink}\geq$ 16 ma, | 111 | | | 0.4 | ٧ |
| I _{in} | Input current (each input) | 3 | $V_{CC} = 5.5 v$ | V _{in} = 0.4 v | | | 1.6 | ma |
| I _{in} | Input current (each input) | 4 | $V_{CC} = 5.5 \text{ v},$ | V _{in} = 4.5 v | | | 40 | μα |
| los | Short-circuit output current† | 5 | V _{CC} = 5.5 v | | 20 | | 55 | ma |
| I _{CC(0)} | Logical O level supply current (each gate) | 6 | $V_{CC} = V_{in} = 5$ | ٧ | | 3 | | ma |
| I _{CC(1)} | Logical 1 level supply current (each gate) | 6 | $V_{CC} = 5 v$ | $V_{in} = 0$ | | 1 | | ma |


switching characteristics, $V_{CC} = 5 \text{ v}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|----|-------------------------------|-------------|--------------------------------------|---------|-----|------|
| td | Propagation time to logical 0 | 27 | $C_1 = 15 \text{ pf}, \qquad N = 10$ | 8 | 15 | nsec |
| td | Propagation time to logical 1 | 27 | $C_1 = 15 \text{ pf}, \qquad N = 1$ | 18 | 29 | nsec |


†Not more than one output should be shorted at a time.

TYPE SN5420 DUAL 4-INPUT POSITIVE NAND GATE

schematic (each gate)



Component values shown are nominal.



recommended operating conditions

electrical characteristics $T_A = -55$ °C to 125°C


| | PARAMETER | TEST FIGURE | TEST CO | NDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|----------------|--|--|-----|-----|-----|------|
| V _{in(1)} | Logical 1 input voltage required at all input terminals that will ensure logical 0 level at output | 1 | $V_{\rm CC}=4.5 \text{ v},$ $R=256 \Omega$ | $V_{out(0)} \leq 0.4 \text{ v,}$ | 2 | | | ٧ |
| V _{in(0)} | Logical 0 input voltage required at any input terminal that will ensure logical 1 level at output | 2 | $V_{CC}=4.5 \text{ v},$ $R=6 \text{ k} \Omega$ | $V_{out[1]} \geq 2.4 \text{ v},$ | | | 0.8 | ٧ |
| V _{out(1)} | Logical 1 output voltage | 2 | $V_{ m CC}=4.5 \ m v, \ I_{ m load} \geq 400 \ m \mu a,$ | $V_{in} = 0.8 \text{ v},$ $R = 6 \text{ k} \Omega$ | 2.4 | | | ٧ |
| V _{out(0)} | Logical 0 output voltage | 1 | $V_{\rm CC} = 4.5 \text{ v},$ $I_{\rm sink} \geq 16 \text{ ma},$ | $V_{in}=2 v$, $R=256 \Omega$ | | | 0.4 | ٧ |
| lin | Input current (each input) | 3 | | $V_{in} = 0.4 \text{ v}$ | | | 1.6 | ma |
| I _{in} | Input current (each input) | 4 | $V_{CC} = 5.5 \text{ v},$ | $V_{in} = 4.5 v$ | | | 40 | μα |
| Ios | Short-circuit output current† | 5 | V _{CC} = 5.5 v | | 20 | | 55 | ma |
| Iccial | Logical O level supply current (each gate) | 6 | $V_{CC} = V_{in} = 5$ | ٧ | | 3 | | ma |
| Icc(1) | Logical 1 level supply current (each gate) | 6 | $V_{CC} = 5 v$, | $V_{in} = 0$ | | 1 | | ma |


switching characteristics, $V_{CC} = 5 \text{ v}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST | FIGURE | TEST | CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|-------------------------------|------|--------|------------------------|------------|-----|-----|-----|------|
| tdo | Propagation time to logical 0 | | 27 | $C_1 = 15 \text{ pf,}$ | N = 10 | | 8 | 15 | nsec |
| t _{d1} | Propagation time to logical 1 | | 27 | $C_1 = 15 \text{ pf,}$ | N = 1 | | 18 | 29 | nsec |

†Not more than one output should be shorted at a time.

schematic (each gate)





recommended operating conditions

electrical characteristics, T_A = -55°C to 125°C


| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|---------------------|--|----------------|--|---------|-----|------|
| V _{in(1)} | Logical 1 input voltage required at all input terminals that will ensure logical 0 level at output | 1 | $V_{\text{CC}} = 4.5 \text{ v}, \qquad V_{\text{out(0)}} \leq 0.4 \text{ v}, \\ R = 256 \ \Omega$ | 2 | | ٧ |
| V _{in(0)} | Logical 0 input voltage required at any input terminal that will ensure logical 1 level at output | 2 | $V_{CC}=$ 4.5 v, $V_{out\{1\}}\geq$ 2.4 v, $R=$ 6 k Ω | | 0.8 | ٧ |
| V _{out(1)} | Logical 1 output voltage | 2 | $V_{CC}=4.5 \text{ v}, \qquad V_{in}=0.8 \text{ v}, \ I_{load} \geq 400 \ \mu \text{a}, R=6 \text{ k} \ \Omega$ | 2.4 | | ٧ |
| Vout(0) | Logical O output voltage | 1 | $V_{CC}=4.5 \text{ v}, \qquad V_{in}=2 \text{ v}, \\ I_{sink}\geq 16 \text{ ma}, \qquad R=256 \ \Omega$ | | 0.4 | ٧ |
| lin | Input current (each input) | 3 | $V_{CC} = 5.5 \text{ v}, V_{in} = 0.4 \text{ v}$ | | 1.6 | ma |
| 1 _{in} | Input current (each input) | 4 | $V_{CC} = 5.5 \text{ v}, V_{in} = 4.5 \text{ v}$ | | 40 | μα |
| los | Short-circuit output current | 5 | $V_{CC} = 5.5 \text{ v}$ | 20 | 55 | ma |
| | Logical O level supply current (each gate) | 6 | $V_{CC} = V_{in} = 5 \text{ v}$ | 3 | | ma |
| _ | Logical 1 level supply current (each gate) | 6 | $V_{CC} = 5 v$, $V_{in} = 0$ | 1 | | ma |

switching characteristics, $V_{CC} = 5 \text{ v}$, $T_A = 25^{\circ}\text{C}$


| PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|---|-------------|--------------------------------------|---------|-----|------|
| t _{d0} Propagation time to logical 0 | 27 | $C_1 = 15 \text{ pf}, \qquad N = 10$ | 8 | 15 | nsec |
| t _{d1} Propagation time to logical 1 | 27 | $C_1 = 15 \text{ pf}, \qquad N = 1$ | 18 | 29 | nsec |

TYPE SN5440 DUAL 4-INPUT POSITIVE NAND "POWER" GATE

schematic (each gate)



Component values shown are nominal.



recommended operating conditions

| Supply Voltage, V _{CC} | | | | | | ٠ | ٠ | | • | • | ٠ | ٠ | ٠ | • | 4 | 4.5 | to | 5.5 | ٧ |
|---------------------------------|-------------|--|--|--|--|---|---|--|---|---|---|---|---|---|---|-----|----|-----|---|
| Maximum Fan-Out From Each | Output, N . | | | | | | | | | | | | | | | | | . 3 | 0 |

electrical characteristics, T_A = -55°C to 125°C

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|----------------|---|-----|-----|-----|------|
| V _{in(1)} | Logical 1 input voltage required at all input terminals that will ensure logical 0 level at output | 1 | $\rm V_{CC} = 4.5 \ v, V_{out(0)} \leq 0.4 \ v,$ $\rm R = 85 \ \Omega$ | 2 | | | ٧ |
| V _{in(0)} | Logical 0 input voltage required at any input terminal that will ensure logical 1 level at output | 2 | $V_{CC}=4.5 \text{ v}, V_{out\{1\}} \geq 2.4 \text{ v},$ $R=2 \text{ k} \Omega$ | | ٠ | 0.8 | ٧ |
| Vout(1) | Logical 1 output voltage | 2 | $V_{CC}=4.5 \text{ v}, V_{in}=0.8 \text{ v}, \\ I_{load} \geq 1.2 \text{ ma, } R=2 \text{ k} \Omega$ | 2.4 | | | ٧ |
| V _{out(0)} | Logical O output voltage | 1 | $V_{\rm CC}=$ 4.5 v, $V_{\rm in}=$ 2 v, $I_{\rm sink}\geq$ 48 ma, $R=$ 85 Ω | | | 0.4 | ٧ |
| Iin | Input current (each input) | 3 | $V_{CC} = 5.5 \text{ v}, V_{in} = 0.4 \text{ v}$ | | | 1.6 | ma |
| Iin | Input current (each input) | 4 | $V_{CC} = 5.5 \text{ v}, V_{in} = 4.5 \text{ v}$ | | | 40 | μα |
| los | Short-circuit output current† | 5 | $V_{CC} = 5.5 \text{ v}$ | 20 | | 70 | ma |
| I _{CC(0)} | Logical O level supply current (each gate) | 6 | $V_{CC} = V_{in} = 5 \text{ v}$ | | 8.6 | | ma |
| Iccm | Logical 1 level supply current (each gate) | 6 | $V_{CC} = 5 \text{ v}, V_{in} = 0$ | | 2 | | ma |


switching characteristics, $V_{CC} = 5 \text{ v}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|-------------------------------|-------------|-------------------------------|-----|-----|-----|------|
| t _{d0} | Propagation time to logical 0 | 27 | $C_1 = 15 \text{ pf}, N = 30$ | | 8 | 15 | nsec |
| t _{d1} | Propagation time to logical 1 | 27 | $C_1 = 15 \text{ pf}, N = 1$ | | 18 | 29 | nsec |

†Not more than one output should be shorted at a time.


TYPE SN5450 EXPANDABLE DUAL EXCLUSIVE-OR GATE

schematic (each gate)



NOTES: 1. Component values shown are nominal.

- 2. Both expander inputs are used simultaneously for expanding with the SN5460.
- 3. If expander is not used leave pins 1 and 2 open.



recommended operating conditions

electrical characteristics, $T_A = -55^{\circ}C$ to 125°C, pins 1 and 2 open

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|----------------|---|-----|-----|-----|------|
| V _{in(1)} | Logical 1 input voltage required at both input terminals of either AND section that will ensure logical 0 at output | 7 | $V_{\rm CC} = 4.5 \text{ v}, \qquad V_{\rm out[0]} \leq 0.4 \text{ v}, \ R = 256 \ \Omega$ | 2 | | | ٧ |
| V _{in(0)} | Logical 0 input voltage required at one input terminal of each AND section that will ensure logical 1 at output | 8 | $V_{\rm CC}=4.5~{\rm v}, ~~V_{\rm out(1)}\geq 2.4~{\rm v},$ $R=6~{\rm k}~\Omega$ | | | 0.8 | ٧ |
| V _{out(1)} | Logical 1 output voltage | 8 | $V_{CC}=4.5~{\rm v},~~V_{\rm in}=0.8~{\rm v},$ $I_{\rm load}\geq400~{\rm \mu a},~~R=6~{\rm k}~\Omega$ | 2.4 | | | ٧ |
| V _{out(0)} | Logical O output voltage | 7 | ${ m V_{CC}}=4.5~{ m v}, { m V_{in}}=2~{ m v}, { m I_{sink}} \geq 16~{ m ma}, { m R}=256~\Omega$ | | | 0.4 | ٧ |
| 1 _{in} | Input current (each input) | 9 | $V_{CC} = 5.5 \text{ v}, V_{in} = 4.5 \text{ v}$ | | | 1.6 | ma |
| 1 _{in} | Input current (each input) | 10 | $V_{CC} = 5.5 \text{ v}, V_{in} = 0$ | | | 40 | μα |
| Ios | Short-circuit output current† | 11 | $V_{CC} = 5.5 \text{ v}$ | 20 | | 55 | ma |
| I _{CC(0)} | Logical O level supply current (each gate) | 12 | $V_{CC} = V_{in} = 5 v$ | | 3.7 | | ma |
| Iccm | Logical 1 level supply current (each gate) | 13 | $V_{CC} = 5 v$, $V_{in} = 0$ | | 2 | | ma |

†Not more than one output should be shorted at a time.

TYPE SN5450 EXPANDABLE DUAL EXCLUSIVE-OR GATE

electrical characteristics using expander inputs, $T_A = -55^{\circ}C$


| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | MAX | UNIT |
|---------------------|---|-------------|---|-----|-----|------|
| 1 _(X) | Expander current | 14 | $V_{CC} = 4.5 \text{ v}, V_1 = 0.4 \text{ v}, $ $I_{sink} = 16 \text{ ma},$ | 1.5 | 2.9 | ma |
| V _{BE(Q)} | Output transistor (Q) base-emitter voltage | 15 | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | | 1 | ٧ |
| V _{out(0)} | Logical 0 output voltage | . 15 | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | | 0.4 | ٧ |
| Vout(1) | Logical 1 output voltage | 16 | $\begin{array}{cccccccccccccccccccccccccccccccccccc$ | 2.4 | | ٧ |


switching characteristics, $V_{CC} = 5$ v, $T_A = 25$ °C

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|----|-------------------------------|-------------|--------------------------------|---------|-----|------|
| td | Propagation time to logical 0 | 27 | C ₁ = 15 pf, N = 10 | 8 | 15 | nsec |
| t | Propagation time to logical 1 | 27 | $C_1 = 15 \text{ pf}, N = 1$ | 18 | 29 | nsec |

TYPE SN5460 **DUAL 4-INPUT EXPANDER FOR SN5450**

schematic





- NOTES: 1. Connect pin 2 or 3 to pin 2 of SN5450.
 2. Connect pin 0 or 4 to pin 0 of SN5450.
 3. Component values shown are nominal.

recommended operating conditions

electrical characteristics (unless otherwise noted $T_A = -55$ °C to 125°C)

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|--|----------------|---|-----|-----|-----|------|
| V _{in(1)} | Logical 1 input voltage required at all input terminals that will ensure output on level | 17 | $V_{CC} = 4.5 \text{ v}, V_{in} = 2 \text{ v}, V_{1} = 1 \text{ v}, R = 1.1 \text{ k} \Omega, T_{A} = -55^{\circ}\text{C}$ | 2 | | | ٧ |
| V _{in(0)} | Logical 0 input voltage at any input terminal that will ensure output off level current | 18 | $V_{CC} = 4.5 \text{ v}, \ V_{in} = 0.8 \text{ v}, \ V_{1} = 4.5 \text{ v}, \ R = 1.2 \text{ k} \ \Omega, \ I_{off} = 0.15 \text{ ma}, I_{A} = -55 ^{\circ} \text{C}$ | | | 0.8 | ٧ |
| V _{on} | Output voltage on level | 17 | $V_{CC} = 4.5 \text{ v}, V_{in} = 2 \text{ v}, \ V_{1} = 1 \text{ v}, R = 1.1 \text{ k} \Omega, \ T_{A} = -55 ^{\circ}\text{C}$ | | | 0.4 | ٧ |
| l _{off} | Output off level current | 18 | $V_{CC} = 4.5 \text{ v}, \ V_{in} = 0.8 \text{ v}, \ V_{1} = 4.5 \text{ v}, \ R = 1.2 \text{ k} \Omega, \ T_{A} = -55 ^{\circ} \text{C}$ | | | 150 | μα |
| Ion | Output on level current | 19 | $V_{CC} = 4.5 \text{ v}, V_{in} = 2 \text{ v}, V_{1} = 1 \text{ v}, I_{2} = 1.5 \text{ ma}$ | 1.7 | | | ma |
| I _{in} | Input current (each input) | 18 | $V_{CC} = 5.5 \text{ v}, V_{in} = 0.4 \text{ v}$ | | | 1.6 | ma |
| I _{in} | Input current (each input) | 20 | $V_{CC} = 5.5 \text{ v, } V_{in} = 4.5 \text{ v,} $ $T_A = 125 ^{\circ} C$ | | | 40 | μα |
| I _{CC(on)} | On level supply current (each gate) | 21 | $V_{CC} = V_{in} = 5 v,$ $V_1 = 0.85 v$ | | 0.6 | | ma |
| I _{CC(off)} | Off level supply current (each gate) | 21 | $V_{CC} = 5 \text{ v}, V_{in} = 0, \\ V_{1} = 0.85 \text{ v}$ | | 1 | | ma |

switching characteristics, $V_{CC} = 5 \text{ v}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|---|-------------|-------------------------------|-----|-----|-----|------|
| † _{d0} | Propagation time to logical 0 (through SN5450) | 28 | $C_1 = 15 \text{ pf}, N = 10$ | | 10 | 20 | nsec |
| † _{d1} | Propagation time to logical 1 (through SN5450) | 28 | $C_1 = 15 \text{ pf}, N = 1$ | | 20 | 34 | nsec |




switching characteristics, $V_{cc} = 5 \text{ v}$, $T_A = 25^{\circ}\text{C}$

| | PARAMETER | TEST FIGURE | TEST CONDITIONS | MIN TYP | MAX | UNIT |
|---------------------|-------------------------------|-------------|-------------------------------|---------|-----|------|
| t _{set-up} | Minimum Input Set-Up Time | 29 | | 15 | | nsec |
| thold | Minimum Input Hold Time | 29 | | 10 | | nsec |
| tpreset | Minimum Preset Time | 30 | | 15 | | nsec |
| t _{clear} | Minimum Clear Time | 30 | | 15 | | nsec |
| t _{d0} | Propagation time to logical 0 | 29 | $C_1 = 15 \text{ pf}, N = 10$ | 30 | 50 | nsec |
| † _{d1} | Propagation time to logical ! | 29 | $C_1 = 15 \text{ pf, N} = 1$ | 30 | 50 | nsec |


functional block diagram








d-c test circuits




M

PARAMETER MEASUREMENT INFORMATION

d-c test circuits (continued)



d-c test circuits (continued)





d-c test circuits (continued)





FIGURE 23


d-c test circuits (continued)



1. Each input is tested separately.

| | TEST TABLE | |
|--|-------------|--------|
| Apply V _{in} (Test I _{in}) | Apply 4.5 v | Ground |
| J2 | JI | Clear |
| JI | J2 | Clear |
| J* | None | None |
| K2 | K1 | Preset |
| K1 | K2 | Preset |
| K★ | None | None |
| Clock | None | None |
| Preset | None | Clear |
| Clear | None | Preset |

FIGURE 24




| Apply V _{in} (Test I _{in}) | Ground |
|--|--------------|
| J2 | J1 |
| JI | J2 |
| J* | None |
| K2 | K1 |
| K1 | K2 |
| K★ | None |
| Clock | None |
| Preset | (See Note 3) |
| Clear | (See Note 3) |
| | |

TEST TABLE (See Note 2)

- 1. Each input is tested separately.
- 2. Test voltage and grounds are applied to inputs in accordance with the test table, and lin is measured for input being tested.
- 3. A momentary ground is applied to preset or clear prior to applying V_{in} and testing l_{in} at these two inputs.

FIGURE 25




1. Each output is tested separately.


FIGURE 26




switching characteristics



switching characteristics (continued)






VOLTAGE WAVEFORMS

NOTES: 1. The generator has the following characteristics: $t_{\rm r}=t_{\rm f}\leq$ 15 nsec, $t_{\rm p}=$ 9.5 $\mu{\rm sec}$, PRR = 100 kc, $I_{\rm out}\approx$ 50 Ω .

- 2. All transistors are 2N2368.
- 3. All diodes are 1N916.
- 4. $t_{pd} = \frac{t_{d0} + t_{d1}}{2}$

FIGURE 28 - EXPANDER PROPAGATION DELAY

switching characteristics (continued)



TEST CIRCUIT

| | | TEST | | | |
|-------------|-----------------------------|------------|------------|--------|-----|
| TEST NO. | TEST | INPUT A | INPUT B | +2.4 v | GND |
| 1 | t _{d0} (Q) | J★ | J1, J2 | K1, K2 | K★ |
| 2 | t_{d1} (\overline{Q}) | K★ | K1, K2 | J1, J2 | J★ |
| 3 | t _{d0} (Q) | K★ | Ҡ1, K2 | J1, J2 | J★ |
| 4 | t _{d1} (Q) | J★ | J1, J2 | K1, K2 | K★ |

NOTES: 1. All transistors are 2N2368.

2. All diodes are 1N916.







FIGURE 29 - FLIP-FLOP SWITCHING-TIME


switching characteristics (continued)





TYPICAL CHARACTERISTICS















SOLID CIRCUIT® SEMICONDUCTOR NETWORKST

MECHANICAL DATA

general

SOLID CIRCUIT semiconductor networks are mounted in a glass-to-metal hermetically sealed, welded package. Package body and leads are gold-plated F-15‡ glass-sealing alloy. Approximate weight is 0.1 gram. All external surfaces are metallic and are insulated from leads and circuit. All Series 54 networks are available with formed leads, insulator attached, and/or mounted in a Mech-Pak carrier.



NOTES: a. All dimensions in inches.

- b. All decimals ±0.005 except as noted.
- c. Lead spacing tolerance is ± 0.015 at extremities and ±0.005 at package, nonaccumulative.
- d. Lead centerlines are located within ±0.005 of their true positions relative to body centerlines.
- e. Symbolization denotes orientation of package.



leads

Gold-plated F-15‡ leads require no additional cleaning or processing when used in soldered or welded assembly. Formed leads are available to facilitate planar mounting of networks on flat circuit boards. Standard lead length is 0.185 inches. Networks can be removed from Mech-Pak carriers with lead lengths up to 0.185 inches.

Falls Within TO-84 Dimensions

insulator


An insulator, secured to the back surface of the package, permits mounting networks on circuit boards which have conductors passing beneath the package. The insulator is 0.0025 inches thick and has an insulation resistance of 10 megohms at 25°C.

mech-pak carrier


The Mech-Pak carrier facilitates handling the network, and is compatible with automatic equipment used for testing and assembly. The carrier is particularly appropriate for mechanized assembly operations and will withstand temperatures of 125°C for indefinite periods.

ordering instructions

Variations in mechanical configuration of semiconductor networks are identified by suffix numbers shown in a table at the right.



- NOTES: a. All dimensions in inches.
 - b. Not applicable in Mech-Pak Carrier.
 - Measured from center of lead to bottom of package where lead emerges from body.



| | NO MECH-PAK CARRIER | | | | MECH-PAK CARRIER | | | |
|--------------------|------------------------|-----|-----|-----|---------------------|-----|-----|-----|
| Lead Length | 0.185 inch | | | | Not Applicable | | | |
| Formed Leads | No | No | Yes | Yes | No | No | Yes | Yes |
| Insulators | No | Yes | No | Yes | No | Yes | No | Yes |
| Ordering Suffix | None | -6 | -7 | -1 | -2 | -3 | -4 | -5 |

PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS RESERVES THE RIGHT TO MAKE CHANGES AT ANY TIME IN ORDER TO IMPROVE DESIGN AND TO SUPPLY THE BEST PRODUCT POSSIBLE.



[†]Patented by Texas Instruments Incorporated.

F-15 is the ASTM designation for an iron-nickel-cobalt alloy containing nominally 53% iron, 29% nickel, and 17% cobalt.